module sc1 (
    input       a,b,c       ,
    output      f
);

wire    t1,t2;
assign  t1 = a | b;
assign  t2 = a | ~c;
assign  f = t1 & t2;
endmodule //sc1